A detailed study of hole mobility is presented for gate-allaround Si nanowire p-MOSFETs with conformal high-κ/MG and various high-temperature hydrogen annealing processes. Hole mobility enhancement relative to planar SOI devices and universal (100) is observed for 15 nm-diameter circular Si nanowires, due to an optimized anneal process which smoothes and reshapes the suspended nanowires. Increasing hole mobility is experimentally observed with decreasing nanowire width down to 12 nm. The measured inversion capacitance-voltage characteristics are in excellent agreement with quantum mechanical simulations. In addition, a method to extract areal inversion charge density in Si nanowires is introduced and its impact on the mobility of Si nanowires with various shapes is explored.
Introduction
Gate-All-Around (GAA) Si nanowire (NW) MOSFETs are excellent candidates for future CMOS integration due to their ideal electrostatics and immunity to short channel effects [1, 2] . Effective hole mobility (µ eff ) for Si NWs processed with non-uniform, plane-dependent thermally grown oxide/poly-Si gates is reduced for decreasing NW size, as a result of nonideal NW sidewalls [3, 4] . Maskless hydrogen anneal (H 2 A) is shown to smooth and/or reshape suspended NWs [5] and has recently been combined with oxidation to form GAA NW MOSFETs with excellent current drive [2] . The effect of H 2 A on the electron mobility of 20 nm wide NWs has recently been reported [6] . In this work, for the first time, effective hole mobility of GAA Si NWs with high-κ/MG is investigated in detail. The conformal dielectric ensures that the entire perimeter is uniformly gated. The impact of high-temperature (>850°C) H 2 A on the µ eff of Si NWs with different conditions that smooth and reshape the NWs is investigated. Increasing hole mobility with decreasing NW width down to 12 nm is observed for NWs subjected to H 2 A. Quantum-mechanical (QM) simulation is utilized to verify the capacitance measurements and mobility extraction method. Fig. 1 shows the schematic and SEM images of high-κ/MG GAA NW p-MOSFETs fabricated along the <110> direction on (100) thin body SOI. GAA devices with L NW =0.6-1.2 µm and 500 parallel NWs were fabricated to accurately measure the inversion capacitance and hole mobility. The process flow and SEM images of NWs before and after H 2 A are shown in Fig. 2 . Table I summarizes the H 2 A process splits utilized after NW suspension. Extremely smooth sidewalls for various NW dimensions are observed in SEM images after the optimized H 2 A (Fig. 2 and 3 ). On wafer test structures were designed to calibrate various NW and device dimensions using cross-sectional SEM and TEM. Fig. 3 
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Results and Discussion
Fig . 4 shows the transfer characteristics of 22×15.6 nm GAA NW p-FETs treated with H 2 A (condition B) and without H 2 A, indicating ideal sub-threshold slope, SS=61 mV/dec, and high cut-off ratio (~10 10 order). The variation of SS and threshold voltage (V th ) as a function of W NW is shown in Fig. 5 . All devices exhibit near ideal swing indicating very low density of interface traps (D it ) at the Si/dielectric interface. A large V th roll-off with decreasing W NW is observed, which cannot be explained by QM simulations. The output and transfer characteristics of 22×15.6 nm NWs ( Fig. 6 and 7) show more than 60% enhancement in saturation and linear current for H 2 A relative to NWs without H 2 A, at a given V GS -V th .
The low-field effective hole mobility of Si NWs was extracted using measured I-V and split C-V and the 2-FET method [7] , utilizing devices with L NW = 0.6 and 1.2 µm. Fig. 8 shows such current and capacitance measurements for 15nm diameter circular NWs. Excellent agreement between measured and nextnano 3 [8] simulated intrinsic capacitance of ~15 nm-diameter circular and 22×15.6 nm elliptical NWs (normalized to the length of the NWs) is shown in Fig. 9 , Table I : Process splits for post-suspension NW treatment, indicating predielectric cleaning and H2A conditions. verifying the mobility extraction method. Only physical dimensions (derived from TEM), κ (extracted from planar C-V measurements) and V FB were input into the simulations. The upper and lower simulated curves correspond to simulations using a gate metal with high and medium density of states, respectively.
The plots of µ eff as a function of inversion charge density (N inv ) for NWs without H 2 A and with H 2 A (condition B) are shown in Fig. 10 and Fig. 11 , respectively. Without H 2 A, similar hole mobilities are observed at high N inv for various W NW in the range of 22-72 nm, with an average 20% drop compared to planar SOI devices. On the other hand, µ eff enhancement over planar (100) SOI is observed for sub-40 nm NW widths subjected to H 2 A (condition B), at high inversion charge densities. In addition, monotonic µ eff enhancement with decreasing NW width can be seen, where the mobility is enhanced by 47% relative to the widest NW and 33% over the planar (100) SOI device at N inv =1.1×10 13 cm -2 . Increased contribution of high-mobility sidewalls with reduced sidewall roughness scattering is believed to be responsible for this mobility enhancement with decreasing NW width. Fig. 12 shows the hole µ eff vs. N inv for 15 nm-diameter circular NWs, demonstrating mobility enhancement over planar SOI and the highest mobility NWs without H 2 A. These results demonstrate the highest hole mobility compared to reported data for sub-15 nm thickness NWs [3, 9, 10] , particularly at high N inv where roughness scattering is important. Fig. 13 shows the width-dependence of hole mobility for NWs subjected to condition A and B. Little dependence on W NW is observed without H 2 A due to a balance between high-hole-mobility non-(100) planes [11] and sidewall roughness scattering, while the latter mechanism is significantly diminished for condition B. Finite-element stress simulations (not shown) do not indicate significant NW width dependence of strain in the channel due to the WN gate intrinsic stress.
Fig. 14 illustrates the QM simulation of hole density in elliptical and circular NWs. Increased charge density at the sidewalls compared to the horizontal (100) surfaces is observed due to the radial electric field, indicating the importance of the sidewall roughness quality. In addition, as the carriers are physically separated from the dielectric interface (particularly at low gate overdrive), the effective perimeter (defined as the locus of the hole centroid, which is displaced from the NW surface by the distance δ QM (V GS ), as shown in Fig. 14) should be used to extract the areal N inv . Fig.  15 shows the mobility of circular and elliptical NWs as a function of N inv with and without this QM correction. While the results are close for wide elliptical NWs, major correction is needed for 15nm circular NWs at low N inv (< 2×10 12 cm -2 ).
For H 2 A temperatures above 850°C, significant size reduction of the Si NWs is observed (Fig. 16) . HR-XSEM images of a NW test structure subjected to H 2 A (condition C) are shown in Fig. 17 , indicating NW circular reshaping and formation of sub-10nm NWs without oxidation. Transfer characteristics, NW capacitance (simulated and measured), and µ eff for NWs subjected to H 2 A (condition C) are shown in Fig. 18 -20. All devices subject to condition C, including on-chip planar MOSFETs, showed high D it (likely due to the HF dip prior to ALD), which generally reduces the mobility compared to condition B. For sub-10 nm NWs, the effective NW diameter, d NW,eq , (defined as equivalent circular diameter with similar capacitance) was extracted by fitting simulations to the C-V measurements. The diameter dependence of µ eff (condition C) for diameters down to 8 nm is shown in Fig. 20 (b) . A peak in mobility is seen for 12 nm-wide NWs. For widths above 12 nm, the increase in µ eff with decreasing width is attributed to the larger contribution of the high-hole-mobility sidewalls. For sub-12 nm diameters, increased phonon scattering associated with carrier confinement as well as diameterfluctuation scattering effects may contribute to the observed µ eff reduction. To compare the width dependence of the µ eff for various process conditions, the mobilities were normalized by the mobility of on-chip planar SOI devices (extracted for each process condition), as shown in Fig. 21 . Interestingly, similar normalized µ eff is observed in the common range of W NW for annealed NWs processed under conditions B and C.
Summary and Conclusion
In summary, for the first time, a detailed study of hole mobility is presented for GAA Si NWs with conformal high-κ/MG and various H 2 A processes. Increasing hole mobility with decreasing NW width down to 12 nm is observed for NWs subjected to H 2 A. The highest hole mobility is achieved for circular NWs with an optimized process, with 33% mobility enhancement over universal (100) mobility at high N inv . The results and the new insights obtained are promising for future CMOS applications. 
Fig. 9:
Measured and simulated inversion capacitance of NWs, demonstrating excellent agreement between measured and simulated results, verifying mobility extraction method. Only physical dimensions (derived from TEM), κ (extracted from planar CV measurements) and VFB were input into the simulations. The upper and lower curves correspond to simulations using a gate metal with high and medium density of states, respectively. for mobility extraction using the 2-FET method [7] . Current and capacitance are normalized by the number of NWs (N=500). . More than 57% enhancement is observed for NWs subjected to H2A (condition B) for WNW < 22 nm. 3 ) hole charge density in NWs with elliptical (22×15.7 nm) and circular (15.6×14 nm, dNW ~15 nm) cross-sections for VGS-VFB = -1.3V. Inversion centroid is displaced from NW surface by the distance δQM(VGS), which is used in the QM correction to the perimeter (Fig. 15) . Increased mobility is observed by reducing dNW to 12 nm diameter. However, the mobility of sub-10 nm circular NWs is reduced as dNW is decreased. 
